74HC138D

General description 

The 74HC138; 74HCT138 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL(LSTTL).

The 74HC138;74HCT138 decoder accepts three binary weighted address inputs(A0, A1 and A3) and when enabled, provides 8 mutually exclusive active LOW outputs(YOto Y7).

The 74HC138; 74HCT138 features three enable inputs: two active LOW (El and E2) and one active HIGH (E3). Every output is HIGH unless El and E2 are LOW and E3 is HIGH 

This multiple enable function allows easy parallel expansion of the 74HC138; 74HCT138to a l- of- 32 (5 lines to 32 lines) decoder with just four 74HC138; 74HCT138 ICs and one inverter.

The 74HC138; 74HCT138 can be used as an eight output demultiplexer by using one ofthe active LOW enable inputs as the data input and the remaining enable inputs as strobes. Permanently tie unused enable inputs to their appropriate active HIGH- or LOW- state.

The 74HC138; 74HCT138 is identical to the 74HC238; 74HCT238 but has inverting outputs.

Features and benefits

□Demultiplexing capability

□Multiple input enable for easy expansion

□Complies with JEDEC standard no.7A

□Ideal for memory chip select decoding

□Active LOW mutually exclusive outputs

□ESD protection：

     □HBM EIA/JESD22-A114F exceeds 2000V

     □MM EIA/JESD22-A115-A exceeds 200V

□Multiple package options

□Specified from   -40℃to+85℃ and from-40℃ to+125℃

Request a quote 74HC138D at censtry.com. All items are new and original with 365 days warranty! The excellent quality and guaranteed services of 74HC138D in stock for sale, check stock quantity and pricing, view product specifications, and order contact us：sales@censtry.com.
The price and lead time for 74HC138D depending on the quantity required, please send your request to us, our sales team will provide you price and delivery within 24 hours, we sincerely look forward to cooperating with you.