RFQ/BOM 0 サインイン / 登録する

所在地を選択してください

XC3042-100PG132B

Field Programmable Gate Array (FPGA)

画像は参考用です.
製品の詳細については、「製品仕様」を参照してください。

ソーシャルメディア

XC3042-100PG132B

Field Programmable Gate Array (FPGA)

200 ドル以上のご注文には、限定版の中華風のギフトがプレゼントされます.

200 ドル以上のご注文には、限定版の中華風のギフトがプレゼントされます.

1000 ドルを超える注文は、30 ドルの配送料免除の対象となります.

5000 ドルを超える注文では、配送料と取引手数料が免除されます.

これらのオファーは新規顧客と既存顧客の両方に適用され、2024 年 1 月 1 日から 2024 年 12 月 31 日まで有効です。.

  • メーカー:

    Xilinx

  • データシート:

    XC3042-100PG132B datasheet

  • パッケージ/ケース:

    PGA

  • 製品カテゴリ:

    ICチップ

  • RoHS Status: RoHS ステータス Lead free/RoHS Compliant

今すぐ見積もりリクエストを送信してください。3 日以内に見積もりを提出する予定です。 4月 29, 2024。 今すぐご注文ください。以内に取引が完了する予定です。 5月 02, 2024。 追伸:時間はGMT+8:00に従います。

配達:
fedex ups ems dhl other
支払い :
jcb American express tt discover paypal

ストック:15 PCS

当社では、12 時間以内に迅速な見積もりを提供することをお約束します。さらにサポートが必要な場合は、下記までお問い合わせください。 sales@censtry.com.

XC3042-100PG132B 製品詳細

Features

● Enhanced,high performance FPGA family with five device types

   - lmproved redesign of the basic xc3000 FPGA farmily

   - Logic densities from 1,0o0 to 6,000 gates

   - Up to 144 user-definable l/Os

● Superset of the industry-leading xC3000 family

   - ldentical to the basic xc30oo in structure, pin out, design methodology,and software tools

   - 100% compatible with all XC3000, XC3000L, and XC3100A bitstreams

   - lmproved routing and additional features

● Additional programmable interconnection points (PIPs)

   - lmproved access to longlines and CLB clock enable inputs

   - Most efficient xC30o0-class solution to bus-oriented designs

● Advanced o.8u and 0.6u CMos static memory technology

   - Low quiescent and active power consumption

● Performance specified by logic delays, faster than corresponding xc30o0 versions

● XC3000A-specific features

   - 4 mA output sink and source current

   - Error checking of the configuration bitstream

   - Soft startup starts all outputs in slew-limited mode upon power-up

   - Easy migration to the xC3400 series of HardWire mask programmed devices for high-volume production.

Description

The xc3000A family offers the following enhancements over the popular xC3000 family:

The xC300oA family has additional interconnect resources to drive the l-inputs of TBUFs driving horizontal Longlines. The CLB Clock Enable input can be driven from a second vertical Longline.These two additions result in more efficient and faster designs when horizontal Longlines are used for data bussing.

During configuration,the xC3000A devices check the bitstream format for stop bits in the appropriate positions. Any error terminates the configuration and pulls lNIT Low.

When the configuration process is finished and the device starts up in user mode,the first activation of the outputs is automatically slew-rate limited. This feature,called Soft Startup, avoids the potential ground bounce when all outputs are turned on simultaneously.After start-up,the slew

rate of the individual outputs is, as in the XC3000 family, determined by the individual configuration option.

The XC3000A family is a superset of the XC3000 family. Any bitstream used to configure an XC3000,XC3100 or

XC3100A device configures an XC3000A device exactly the same way.

image.png


Request a quote XC3042-100PG132B at censtry.com. All items are new and original with 365 days warranty! The excellent quality and guaranteed services of XC3042-100PG132B in stock for sale, check stock quantity and pricing, view product specifications, and order contact us:sales@censtry.com.
The price and lead time for XC3042-100PG132B depending on the quantity required, please send your request to us, our sales team will provide you price and delivery within 24 hours, we sincerely look forward to cooperating with you.

XC3042-100PG132B

XC3042-100PG132B 関連製品